# **HEF4053B**

# Triple single-pole double-throw analog switch Rev. 09 — 25 March 2010

**Product data sheet** 

#### 1. **General description**

The HEF4053B is a triple single-pole double-throw (SPDT) analog switch, suitable for use as an analog or digital multiplexer/demultiplexer. Each switch has a digital select input (Sn), two independent inputs/outputs (nY0 and nY1) and a common input/output (nZ). All three switches share an enable input  $(\overline{E})$ . A HIGH on  $\overline{E}$  causes all switches into the high-impedance OFF-state, independent of Sn.

V<sub>DD</sub> and V<sub>SS</sub> are the supply voltage connections for the digital control inputs (Sn and E). The V<sub>DD</sub> to V<sub>SS</sub> range is 3 V to 15 V. The analog inputs/outputs (nY0, nY1 and nZ) can swing between  $V_{DD}$  as a positive limit and  $V_{EE}$  as a negative limit.  $V_{DD} - V_{EE}$  may not exceed 15 V. Unused inputs must be connected to V<sub>DD</sub>, V<sub>SS</sub>, or another input. For operation as a digital multiplexer/demultiplexer, V<sub>EE</sub> is connected to V<sub>SS</sub> (typically ground).  $V_{\text{EE}}$  and  $V_{\text{SS}}$  are the supply voltage connections for the switches.

The HEF4053B is suitable for use over both the industrial (-40 °C to +85 °C) and automotive (-40 °C to +125 °C) temperature ranges.

#### **Features and benefits** 2.

- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Standardized symmetrical output characteristics
- Operates across the automotive temperature range –40 °C to +125 °C
- Complies with JEDEC standard JESD 13-B

#### 3. **Applications**

- Industrial and automotive
- Analog multiplexing and demultiplexing
- Digital multiplexing and demultiplexing
- Signal gating



#### Triple single-pole double-throw analog switch


# 4. Ordering information

Table 1. Ordering information


All types operate from -40 °C to +125 °C.


Type number	Package	ackage					
	Name	Description	Version				
HEF4053BP	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4				
HEF4053BT	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1				
HEF4053BTT	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1				

# 5. Functional diagram



#### Triple single-pole double-throw analog switch






Triple single-pole double-throw analog switch

# 6. Pinning information

#### 6.1 Pinning



#### 6.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
Ē	6	enable input (active LOW)
V <sub>EE</sub>	7	supply voltage
V <sub>SS</sub>	8	ground supply voltage
S1, S2, S3	11, 10, 9	select input
1Y0, 2Y0, 3Y0	12, 2, 5	independent input or output
1Y1, 2Y1, 3Y1	13, 1, 3	independent input or output
1Z, 2Z, 3Z	14, 15, 4	independent output or input
$V_{DD}$	16	supply voltage

# 7. Functional description

Table 3. Function table [1]

Inputs	Channel on	
Ē	Sn	
L	L	nY0 to nZ
L	Н	nY1 to nZ
Н	X	switches OFF

<sup>[1]</sup> H = HIGH voltage level; L = LOW voltage level; X = don't care.

HEF4053B\_9

#### Triple single-pole double-throw analog switch

# 8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to V<sub>SS</sub> = 0 V (ground).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD}$	supply voltage		-0.5	+18	V
V <sub>EE</sub>	supply voltage	referenced to V <sub>DD</sub>	<u>[1]</u> –18	+0.5	V
I <sub>IK</sub>	input clamping current	pins Sn and $\overline{E}$ ; V <sub>I</sub> < -0.5 V or V <sub>I</sub> > V <sub>DD</sub> + 0.5 V	-	±10	mA
VI	input voltage		-0.5	$V_{DD} + 0.5$	V
I <sub>I/O</sub>	input/output current		-	±10	mA
I <sub>DD</sub>	supply current		-	50	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>amb</sub>	ambient temperature		-40	+125	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +125  ^{\circ}\text{C}$	[2]		
		DIP16 package	-	750	mW
		SO16 package	-	500	mW
		TSSOP16 package	-	500	mW
Р	power dissipation	per output	-	100	mW

<sup>[1]</sup> To avoid drawing V<sub>DD</sub> current out of terminal Z, when switch current flows into terminals Y, the voltage drop across the bidirectional switch must not exceed 0.4 V. If the switch current flows into terminal Z, no V<sub>DD</sub> current will flow out of terminals Y, and in this case there is no limit for the voltage drop across the switch, but the voltages at Y and Z may not exceed V<sub>DD</sub> or V<sub>EE</sub>.


# 9. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DD}$	supply voltage	see Figure 7	3	-	15	V
V <sub>I</sub>	input voltage		0	-	$V_{DD}$	V
T <sub>amb</sub>	ambient temperature	in free air	-40	-	+125	°C
$\Delta t/\Delta V$	input transition rise and fall	$V_{DD} = 5 V$	-	-	3.75	μs/V
	rate	V <sub>DD</sub> = 10 V	-	-	0.5	μs/V
		V <sub>DD</sub> = 15 V	-	-	0.08	μs/V

<sup>[2]</sup> For DIP16 package:  $P_{tot}$  derates linearly with 12 mW/K above 70 °C. For SO16 package:  $P_{tot}$  derates linearly with 8 mW/K above 70 °C. For TSSOP16 package:  $P_{tot}$  derates linearly with 5.5 mW/K above 60 °C.

#### Triple single-pole double-throw analog switch



## 10. Static characteristics


#### Table 6. Static characteristics


 $V_{SS} = V_{EE} = 0 \ V$ ;  $V_I = V_{SS}$  or  $V_{DD}$  unless otherwise specified.

Symbol	Parameter	Conditions	$V_{DD}$	T <sub>amb</sub> =	-40 °C	T <sub>amb</sub> =	= 25 °C	T <sub>amb</sub> =	85 °C	T <sub>amb</sub> =	125 °C	Unit
				Min	Max	Min	Max	Min	Max	Min	Max	
$V_{IH}$	HIGH-level	$ I_O  < 1 \mu A$	5 V	3.5	-	3.5	-	3.5	-	3.5	-	V
	input voltage		10 V	7.0	-	7.0	-	7.0	-	7.0	-	V
			15 V	11.0	-	11.0	-	11.0	-	11.0	-	V
$V_{IL}$	LOW-level	1 01	5 V	-	1.5	-	1.5	-	1.5	-	1.5	V
	input voltage		10 V	-	3.0	-	3.0	-	3.0	-	3.0	V
			15 V	-	4.0	-	4.0	-	4.0	-	4.0	V
II	input leakage current		15 V	-	±0.1	-	±0.1	-	±1.0	-	±1.0	μΑ
I <sub>S(OFF)</sub>	OFF-state leakage current	Z port; all channels OFF; see Figure 8	15 V	-	-	-	1000	-	-	-	-	nA
		Y port; per channel; see <u>Figure 9</u>	15 V	-	-	-	200	-	-	-	-	nA
I <sub>DD</sub>	supply current	I <sub>O</sub> = 0 A	5 V	-	5	-	5	-	150	-	150	μΑ
			10 V	-	10	-	10	-	300	-	300	μΑ
			15 V	-	20	-	20	-	600	-	600	μΑ
Cı	input capacitance	Sn, E inputs	-	-	-	-	7.5	-	-	-	-	pF

#### Triple single-pole double-throw analog switch

#### 10.1 Test circuits





#### 10.2 ON resistance


#### Table 7. ON resistance


 $T_{amb} = 25$  °C;  $I_{SW} = 200 \mu A$ ;  $V_{SS} = V_{EE} = 0 \text{ V}$ .

Symbol	Parameter	Conditions	$V_{DD}-V_{EE}$	Тур	Max	Unit
R <sub>ON(peak)</sub>	ON resistance (peak)	$V_I = 0 V \text{ to } V_{DD} - V_{EE};$	5 V	350	2500	Ω
		see <u>Figure 10</u> and <u>Figure 11</u>	10 V	80	245	Ω
			15 V	60	175	Ω
R <sub>ON(rail)</sub>	ON resistance (rail)	V <sub>I</sub> = 0 V; see <u>Figure 10</u> and <u>Figure 11</u>	5 V	115	340	Ω
	$V_{I} = V_{DD} - V_{EE};$		10 V	50	160	Ω
			15 V	40	115	Ω
		. == ==:	5 V	120	365	Ω
		see Figure 10 and Figure 11	10 V	65	200	Ω
			15 V	50	155	Ω
$\Delta R_{ON}$	ON resistance mismatch	$V_I = 0 \text{ V to } V_{DD} - V_{EE}; \text{ see } \frac{\text{Figure 10}}{}$	5 V	25	-	Ω
	between channels		10 V	10	-	Ω
			15 V	5	-	Ω

#### Triple single-pole double-throw analog switch

#### 10.2.1 ON resistance waveform and test circuit





#### Triple single-pole double-throw analog switch


# 11. Dynamic characteristics

Table 8. Dynamic characteristics

 $T_{amb} = 25$  °C;  $V_{SS} = V_{EE} = 0$  V; for test circuit see <u>Figure 15</u>.

Symbol	Parameter	Conditions	$V_{DD}$	Тур	Max	Unit
t <sub>PHL</sub>	HIGH to LOW propagation delay	nYn, nZ to nZ, nYn; see Figure 12	5 V	10	20	ns
			10 V	5	10	ns
			15 V	5	10	ns
		Sn to nYn, nZ; see Figure 13	5 V	200	400	ns
			10 V	85	170	ns
			15 V	65	130	ns
t <sub>PLH</sub>	LOW to HIGH propagation delay	nYn, nZ to nZ, nYn; see Figure 12	5 V	15	30	ns
			10 V	5	10	ns
			15 V	5	10	ns
		Sn to nYn, nZ; see Figure 13	5 V	275	555	ns
			10 V	100	200	ns
			15 V	65	130	ns
t <sub>PHZ</sub>	HIGH to OFF-state	E to nYn, nZ; see Figure 14	5 V	200	400	ns
	propagation delay		10 V	115	230	ns
			15 V	110	220	ns
t <sub>PZH</sub>	OFF-state to HIGH	E to nYn, nZ; see Figure 14	5 V	260	525	ns
	propagation delay		10 V	95	190	ns
			15 V	65	130	ns
$t_{PLZ}$	LOW to OFF-state	E to nYn, nZ; see Figure 14	5 V	200	400	ns
	propagation delay		10 V	120	245	ns
			15 V	110	215	ns
t <sub>PZL</sub>	OFF-state to LOW	E to nYn, nZ; see Figure 14	5 V	280	565	ns
	propagation delay		10 V	105	205	ns
			15 V	70	140	ns

#### 11.1 Waveforms and test circuit



#### Triple single-pole double-throw analog switch




Table 9. Measurement points

Supply voltage	Input	Output
$V_{DD}$	V <sub>M</sub>	V <sub>M</sub>
5 V to 15 V	0.5V <sub>DD</sub>	0.5V <sub>DD</sub>

#### Triple single-pole double-throw analog switch




Table 10. Test data

Input				Load		S1 position	1			
nYn, nZ	Sn and E	t <sub>r</sub> , t <sub>f</sub>	V <sub>M</sub>	CL	$R_L$	t <sub>PHL</sub> [1]	t <sub>PLH</sub>	t <sub>PZH</sub> , t <sub>PHZ</sub>	$t_{PZL}, t_{PLZ}$	other
$V_{\text{DD}}$ or $V_{\text{EE}}$	$V_{DD}$ or $V_{SS}$	≤ 20 ns	$0.5V_{DD}$	50 pF	10 kΩ	$V_{DD}$ or $V_{EE}$	$V_{EE}$	V <sub>EE</sub>	$V_{DD}$	V <sub>EE</sub>

[1] For nYn to nZ or nZ to nYn propagation delays use  $V_{\text{EE}}$ . For Sn to nYn or nZ propagation delays use  $V_{\text{DD}}$ .

#### Triple single-pole double-throw analog switch

## 11.2 Additional dynamic parameters

Table 11. Additional dynamic characteristics

 $V_{SS} = V_{FF} = 0 \text{ V}; T_{amb} = 25 \text{ }^{\circ}\text{C}.$ 

Symbol	Parameter	Conditions	$V_{DD}$	Тур	Max	Unit
THD	total harmonic distortion	see Figure 16; $R_L = 10 \text{ k}\Omega$ ; $C_L = 15 \text{ pF}$ ;	5 V	[ <u>1</u> ] 0.25	-	%
		channel ON; $V_I = 0.5V_{DD}$ (p-p); $f_i = 1$ kHz	10 V	[ <u>1</u> ] 0.04	-	%
		$I_{i} = I \text{ K} I Z$	15 V	[ <u>1</u> ] 0.04	-	%
f <sub>(-3dB)</sub>	-3 dB frequency response	see Figure 17; $R_L = 1 \text{ k}\Omega$ ; $C_L = 5 \text{ pF}$ ;	5 V	<u>[1]</u> 13	-	MHz
		channel ON; $V_I = 0.5V_{DD}$ (p-p)	10 V	<u>[1]</u> 40	-	MHz
			15 V	<u>[1]</u> 70	-	MHz
$\alpha_{\text{iso}}$	isolation (OFF-state)	see Figure 18; $f_i$ = 1 MHz; $R_L$ = 1 $k\Omega$ ; $C_L$ = 5 pF; channel OFF; $V_I$ = 0.5 $V_{DD}$ (p-p)	10 V	<u>[1]</u> –50	-	dB
V <sub>ct</sub>	crosstalk voltage	digital inputs to switch; see Figure 19; $\underline{R}_L = 10 \text{ k}\Omega$ ; $C_L = 15 \text{ pF}$ ; $\overline{E}$ or $Sn = V_{DD}$ (square-wave)	10 V	50	-	mV
Xtalk	crosstalk	between switches; see Figure 20; $f_i = 1$ MHz; $R_L = 1$ k $\Omega$ ; $V_I = 0.5V_{DD}$ (p-p)	10 V	<u>[1]</u> –50	-	dB

<sup>[1]</sup>  $f_i$  is biased at 0.5  $V_{DD}$ ;  $V_I = 0.5 V_{DD}$  (p-p).

#### Table 12. Dynamic power dissipation P<sub>D</sub>

 $P_D$  can be calculated from the formulas shown;  $V_{EE} = V_{SS} = 0$  V;  $t_r = t_f \le 20$  ns;  $T_{amb} = 25$  °C.

<i>D</i>				THE
Symbol	Parameter	$V_{DD}$	Typical formula for P <sub>D</sub> (μW)	where:
$P_{D}$	dynamic power	5 V	$P_D = 2500 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}{}^2$	$f_i$ = input frequency in MHz;
	dissipation		$P_D = 11500 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2$	f <sub>o</sub> = output frequency in MHz;
		15 V	$P_D = 29000 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2$	$C_L$ = output load capacitance in pF;
				$V_{DD}$ = supply voltage in V;
				$\Sigma(C_L \times f_o)$ = sum of the outputs.

#### 11.2.1 Test circuits




Fig 16. Test circuit for measuring total harmonic distortion






Fig 17. Test circuit for measuring frequency response

**HEF4053B NXP Semiconductors** 

#### Triple single-pole double-throw analog switch






b. Input and output pulse definitions

Fig 19. Test circuit for measuring crosstalk voltage between digital inputs and switch

#### Triple single-pole double-throw analog switch




**HEF4053B NXP Semiconductors** 

#### Triple single-pole double-throw analog switch

# 12. Package outline

#### DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	b <sub>2</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inche	s 0.17	0.02	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.03

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT38-4						<del>95-01-14</del> 03-02-13


Fig 21. Package outline SOT38-4 (DIP16)

HEF4053B\_9

#### Triple single-pole double-throw analog switch

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



#### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT109-1	076E07	MS-012				<del>99-12-27</del> 03-02-19

Fig 22. Package outline SOT109-1 (SO16)

HEF4053B\_9 All information provided in this document is subject to legal disclaimers.


© NXP B.V. 2010. All rights reserved.

**HEF4053B NXP Semiconductors** 

#### Triple single-pole double-throw analog switch

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	C	D <sup>(1)</sup>	E (2)	e	HE	L	Lp	ø	v	¥	у	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

			ISSUE DATE	
EC JEDEC	JEITA	PROJECTION	ISSUE DATE	
MO-153			<del>99-12-27</del> 03-02-18	

Fig 23. Package outline SOT403-1 (TSSOP16)

HEF4053B\_9

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.

# Triple single-pole double-throw analog switch

# 13. Revision history

#### Table 13. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
HEF4053B_9	20100325	Product data sheet	-	HEF4053B_8
HEF4053B_8	20100224	Product data sheet	-	HEF4053B_7
Modifications:	Table 6 "State	tic characteristics": Conditions	V <sub>IL</sub> and V <sub>IH</sub> correcte	d.
HEF4053B_7	20091127	Product data sheet	-	HEF4053B_6
HEF4053B_6	20090924	Product data sheet	-	HEF4053B_5
HEF4053B_5	20090825	Product data sheet	-	HEF4053B_4
HEF4053B_4	20090713	Product data sheet	-	HEF4053B_CNV_3
HEF4053B_CNV_3	19950101	Product specification	-	HEF4053B_CNV_2
HEF4053B_CNV_2	19950101	Product specification	-	-

#### Triple single-pole double-throw analog switch

## 14. Legal information

#### 14.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 14.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 14.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. The product is not designed, authorized or warranted to be

suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on a weakness or default in the customer application/use or the application/use of customer's third party customer(s) (hereinafter both referred to as "Application"). It is customer's sole responsibility to check whether the NXP Semiconductors product is suitable and fit for the Application planned. Customer has to do all necessary testing for the Application in order to avoid a default of the Application and the product. NXP Semiconductors does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

#### 14.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

HEF4053B\_9

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.

Triple single-pole double-throw analog switch

# 15. Contact information

For more information, please visit: <a href="http://www.nxp.com">http://www.nxp.com</a>

For sales office addresses, please send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

**HEF4053B NXP Semiconductors** 

#### Triple single-pole double-throw analog switch

## 16. Contents

1	General description	1
2	Features and benefits	1
3	Applications	1
4	Ordering information	2
5	Functional diagram	2
6	Pinning information	4
6.1	Pinning	4
6.2	Pin description	4
7	Functional description	4
8	Limiting values	5
9	Recommended operating conditions	5
10	Static characteristics	6
10.1	Test circuits	7
10.2	ON resistance	-
10.2.1	ON resistance waveform and test circuit	8
11	Dynamic characteristics	9
11.1	Waveforms and test circuit	
11.2	Additional dynamic parameters 1	
11.2.1	Test circuits	
12	Package outline 1	5
13	Revision history 1	8
14	Legal information 1	9
14.1	Data sheet status 1	_
14.2	Definitions 1	_
14.3	Disclaimers	_
14.4	Trademarks	
15	Contact information 2	
16	Contents 2	1

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.